| Currently there may be errors shown on top of a page, because of a missing Wiki update (PHP version and extension DPL3). |
Navigation
| Topics | Help • Register • News • History • How to • Sequences statistics • Template prototypes |
Difference between revisions of "Ernst W. Mayer"
(Internationalizing with {{Num}}) |
m (Removing commas.) |
||
| Line 23: | Line 23: | ||
==Patents== | ==Patents== | ||
| − | *{{Num| | + | *{{Num|7725863}} [http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&r=1&f=G&l=50&s1=7725863.PN.&OS=PN/7725863&RS=PN/7725863 Reverse Routing Methods for Integrated Circuits Having an Hierarchical Interconnect Architecture], Granted 25 May 2010. |
| − | *{{Num| | + | *{{Num|7786757}} [http://patft.uspto.gov/netacgi/nph-Parser?Sect1=PTO1&Sect2=HITOFF&d=PALL&p=1&u=%2Fnetahtml%2FPTO%2Fsrchnum.htm&r=1&f=G&l=50&s1=7786757.PN.&OS=PN/7786757&RS=PN/7786757 Integrated Circuits with Hybrid Planar Hierarchical Architecture and Methods for Interconnecting Their Resources], Granted 31 August 2010. |
==References== | ==References== | ||
Revision as of 18:53, 14 December 2023
| Ernst W. Mayer | |
|---|---|
| Personal data : | |
| Real name : | Ernst W. Mayer |
| Date of birth : | 1963-05-15[1] |
| Date of death : | 2023-09-10[1] |
| Nationality : | Austrian-American |
| Web data : | |
| MersenneForum : | ewmayer |
| The Prime Pages : | Mayer |
Ernst W. Mayer was an Austrian-American programmer and scientist. He was the author of the Mlucas program, which has been frequently used to independently verify newly discovered Mersenne primes.
He received his Ph.D. (1993) in Aerospace Engineering from the University of Michigan, Ann Arbor.
He was also the author of "emayer" FFT package, written in Fortran 90, which was used to benchmark FFTW library.
He had been on the Board of Directors of Mersenne Research, Inc. since January 2019.
Mayer unexpectedly died in September 2023, at the age of 60.[1]
Patents
- 7,725,863 Reverse Routing Methods for Integrated Circuits Having an Hierarchical Interconnect Architecture, Granted 25 May 2010.
- 7,786,757 Integrated Circuits with Hybrid Planar Hierarchical Architecture and Methods for Interconnecting Their Resources, Granted 31 August 2010.
